The chapter describes the implementation of the system bus and the configuration and control of I/O channels. The use of interrupts to coordinate actions of the CPU with secondary storage and I/O devices is discussed. The use of buffers, caches, and data compression to improve computer system performance are described.
You should email your web site address to PWorthington@nvcc.edu In the subject section type IST 220 – Chapter 7 and your name. Send the web site location as an attachment. Use either your personal email account or your college email account. For information on using your college email account you can access the web site by typing http://novaonline.nvcc.edu/eli/ist117/email.htm
WEB SITES ¾ CHAPTER 7
GRADING
CRITERIA: